

# United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION N	D. FILING DA	TE FIRST NAMED INV	ENTOR A	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/062,143 01/31/2002		2 Gad S. Sheaf	fer	42390P11127	2525	
8791	7590 01	26/2005		EXAMINER		
	Y SOKOLOFF T		DO, CHAT C			
	LSHIRE BOULEVA H FLOOR	ARD	·	ART UNIT	PAPER NUMBER	
LOS ANO	GELES, CA 90025	-1030	_	2124		
				DATE MAILED: 01/26/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

	•	Annlinatio	- No	Amplicantia					
	:	Application	in No.	Applicant(s)					
	Office Action Summer:	10/062,14	3	SHEAFFER, GAD S.					
	Office Action Summary	Examin r		Art Unit					
	· - <u>:</u>	Chat C. Do		2124					
	Th MAILING DATE of this communication appears on the cov r sheet with the correspondence address Period for Reply								
THE N - Extens after S - If the p - If NO - Failure Any re	PRTENED STATUTORY PERIOD FOR MAILING DATE OF THIS COMMUNICA sions of time may be available under the provisions of 30 (6) MONTHS from the mailing date of this communic period for reply specified above is less than thirty (30) depend for reply is specified above, the maximum statuto the to reply within the set or extended period for reply will, apply received by the Office later than three months after it patent term adjustment. See 37 CFR 1.704(b).	TION. 7 CFR 1.136(a). In no eve eation. ays, a reply within the statu ry period will apply and will by statute, cause the appli	nt, however, may a reply be tim tory minimum of thirty (30) days l expire SIX (6) MONTHS from cation to become ABANDONEI	ely filed s will be considered timely the mailing date of this co O (35 U.S.C. § 133).					
Status									
1)⊠	: Responsive to communication(s) filed o	n 31 January 2002	2 and 07 May 2002.						
·									
3)	·								
Disposition of Claims									
5)□ 6)⊠ 7)□	Claim(s) 1-30 is/are pending in the application.  4a) Of the above claim(s) is/are withdrawn from consideration.  Claim(s) is/are allowed.  Claim(s) 1-30 is/are rejected.  Claim(s) is/are objected to.  Claim(s) is/are object to restriction and/or election requirement.								
Application	on Papers								
9)⊠ The specification is objected to by the Examiner.									
•	)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.  Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
•	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  1) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority u	nder 35 U.S.C. § 119								
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>									
Attachment	; (a)								
_	e of References Cited (PTO-892)		4) Interview Summary	(PTO-413)					
2) Notice	of Draftsperson's Patent Drawing Review (PTO-		Paper No(s)/Mail Da  5) Notice of Informal P	nte	) <sub>-</sub> 152)				
, —-	nation Disclosure Statement(s) (PTO-1449 or PTO No(s)/Mail Date <u>05/07/02</u> .	JISB/08)	6) Other:	atent Application (PTC					

#### **DETAILED ACTION**

## Specification

1. Applicant is reminded of the proper language and format for an abstract of the disclosure.

The abstract should be in narrative form and generally limited to a single paragraph on a separate sheet within the range of 50 to 150 words. It is important that the abstract not exceed 150 words in length since the space provided for the abstract on the computer tape used by the printer is limited. The form and legal phraseology often used in patent claims, such as "means" and "said," should be avoided. The abstract should describe the disclosure sufficiently to assist readers in deciding whether there is a need for consulting the full patent text for details.

The language should be clear and concise and should not repeat information given in the title. It should avoid using phrases which can be implied, such as, "The disclosure concerns," "The disclosure defined by this invention," "The disclosure describes," etc.

2. The abstract of the disclosure is objected to because the abstract is written less than 50 words in length. Correction is required. See MPEP § 608.01(b).

### Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

4. Claims 1-30 are rejected under 35 U.S.C. 102(e) as being anticipated by Sih et al. (U.S. 6,606,700).

Re claim 1, Sih et al. disclose in Figures 1 and 3 a method comprising: receiving input data by an execution unit (e.g. input data into MACs with labels PO2-PO5); and performing by the execution unit one or more current multiply-accumulate operations (e.g. MAC1-MAC4 in Figure 1) on the received input data (e.g. PO2-PO5) and on input data (e.g. PI1-PI3) received by the execution unit for one or more prior multiply-accumulate operations and saved by the execution unit (e.g. from output of MAC1-MAC2, and MAC4).

Re claim 2, Sih et al. further disclose in Figures 1 and 3 the receiving comprises receiving first and second data by the execution unit (e.g. PO2 and PO3 from register file); and wherein the performing comprises performing by the execution unit a multiply-accumulate operation on the received first and second data (e.g. MAC1 with 104 and 118 as multiplier and accumulator respectively) and a multiply-accumulate operation (e.g. MAC3 with 128 and 132 as multiplier and accumulator respectively wherein the input values are from the feedback) on the received first data and on input data saved by the execution unit (col. 3 lines 14-21).

Re claim 3, Sih et al. further disclose in Figures 1 and 3 the receiving comprises receiving first, second, third, and fourth data by the execution unit (e.g. PO2-PO5 as first, third, second, and fourth data respectively input into MAC1-MAC4); and wherein the performing comprises performing by the execution unit a multiply- accumulate operation on the received first and third data (e.g. MAC1), a multiply-accumulate operation on the received second and fourth data (e.g. MAC2), a multiply-accumulate operation on the

received first and fourth data (e.g. MAC3), and a multiply-accumulate operation on the received second data and on input data saved by the execution unit (e.g. MAC4).

Re claim 4, Sih et al. further disclose in Figures 1 and 3 the performing the multiply-accumulate operation on the received first and third data and the multiply-accumulate operation on the received second and fourth data comprise multiplying the received first and third data to produce a first product (e.g. output of 104), multiplying the received second and fourth data to produce a second product (e.g. output of 106), and adding (e.g. 114) the first product (e.g. 108), the second product (e.g. 110), and an accumulated sum (e.g. MAC1).

Re claim 5, Sih et al. further disclose in Figures 1 and 3 saving by the execution unit received input data for one or more multiply-accumulate operations to be performed by the execution unit after the current multiply-accumulate repeating the receiving, performing, and saving by the execution unit one or more t m to accumulate data; and outputting the accumulated data by the execution unit (e.g. Figure 1 and col. 4 lines 19-26).

Re claim 6, Sih et al. further disclose in Figures 1 and 3 performing the repeating to implement a finite impulse response filter (e.g. abstract line 3), wherein the received input data comprises one or more tap coefficients (e.g. Figure 1 and col. 4 lines 19-26) and one or more input data samples and wherein the accumulated data comprises one or more output data samples (e.g. MAC1-MAC4).

Art Unit: 2124

Re claim 7, Sih et al. further disclose in Figures 1 and 3 one or more tap coefficients are each a complex number and one or more input data samples are each a complex number (e.g. col. 4 lines 60-65).

Re claim 8, Sih et al. further disclose in Figures 1 and 3 saving by the execution unit saved input data for one or more multiply-accumulate operations to be performed by the execution unit (e.g. Figure 1 wherein feedback inputs are saved in the register file).

Re claim 9, Sih et al. further disclose in Figures 1 and 3 performing the receiving and performing in accordance with a single instruction multiple data instruction (col. 3 lines 20-23).

Re claim 10, Sih et al. disclose in Figures 1 and 3 an apparatus comprising: an execution unit block (Figure 1) having a plurality of inputs (e.g. PO1-PO6), the execution unit block comprising one or more buffers (e.g. IS1 and IS2) to save input data received at one or more of the inputs and a plurality of multiplier-accumulators (e.g. MAC3 and MAC4) to perform multiply-accumulate operations (e.g. MAC stands for multiplication and accumulation instruction), the multiplier-accumulators to perform current multiply-accumulate operations on input data received at one or more of the inputs and on input data received by the execution unit block for one or more prior multiply-accumulate operations (Figure 1) and stored in one or more buffers of the execution unit block (e.g. OS1 and OS2); and control logic (for controlling mux's in Figure 1) to control the multiplier-accumulators and the one or more buffers.

Re claim 11, it is an apparatus claim of claim 2. Thus, claim 11 is also rejected under the same rationale as cited in the rejection of rejected claim 2.

Re claim 12, Sih et al. further disclose in Figures 1 and 3 the execution unit block comprises a single multiplier-accumulator comprising a multiplier to multiply the received first and second input data to produce a product (e.g. MAC3 with 128 as multiplier to produce first product), an accumulator to store an accumulated sum (e.g. 134), and an adder (e.g. 132) to add the product to the accumulated sum.

Re claim 13, it is an apparatus claim of claim 3. Thus, claim 13 is also rejected under the same rationale as cited in the rejection of rejected claim 3.

Re claim 14, it is an apparatus claim of claim 4. Thus, claim 14 is also rejected under the same rationale as cited in the rejection of rejected claim 4.

Re claim 15, Sih et al. further disclose in Figures 1 and 3 the execution unit block comprising one or more execution unit building blocks (e.g. MAC1-MAC4) each comprising one or more multiplier-accumulators and one or more buffers (e.g. IS1 and IS2).

Re claim 16, Sih et al. further disclose in Figures 1 and 3 the control logic to control the execution unit block to repeat, one or more times, receiving input data at one or more of the inputs (e.g. col. 2 lines 55-59), performing multiply- accumulate operations on the received input data and on input data stored in one or more buffers pf the execution unit block to accumulate data, and saving the received input data in one or more buffers of the execution unit block (Figure 1 and col. 4 lines 19-26).

Re claim 17, it is an apparatus claim of claim 6. Thus, claim 17 is also rejected under the same rationale as cited in the rejection of rejected claim 6.

Art Unit: 2124

Re claim 18, it is an apparatus claim of claim 7. Thus, claim 18 is also rejected under the same rationale as cited in the rejection of rejected claim 7.

Re claim 19, it is an apparatus claim of claim 8. Thus, claim 19 is also rejected under the same rationale as cited in the rejection of rejected claim 8.

Re claim 20, it is an apparatus claim of claim 9. Thus, claim 20 is also rejected under the same rationale as cited in the rejection of rejected claim 9.

Re claim 21, it is a system claim of claim 10. Thus, claim 21 is also rejected under the same rationale as cited in the rejection of rejected claim 10. Further, Sih et al. disclose in Figure 1 and 3 a system comprising: a coder/decoder to receive analog signals and convert the analog signals into corresponding input data (col. 1 lines 10-25 as DA converter).

Re claim 22, it is a system claim of claim 11. Thus, claim 22 is also rejected under the same rationale as cited in the rejection of rejected claim 11.

Re claim 23, it is a system claim of claim 12. Thus, claim 23 is also rejected under the same rationale as cited in the rejection of rejected claim 12.

Re claim 24, it is a system claim of claim 13. Thus, claim 24 is also rejected under the same rationale as cited in the rejection of rejected claim 13.

Re claim 25, it is a system claim of claim 14. Thus, claim 25 is also rejected under the same rationale as cited in the rejection of rejected claim 14.

Re claim 26, it is a system claim of claim 15. Thus, claim 26 is also rejected under the same rationale as cited in the rejection of rejected claim 15.

Art Unit: 2124

Re claim 27, it is a system claim of claim 16. Thus, claim 27 is also rejected under the same rationale as cited in the rejection of rejected claim 16.

Re claim 28, it is a system claim of claim 17. Thus, claim 28 is also rejected under the same rationale as cited in the rejection of rejected claim 17.

Re claim 29, it is a system claim of claim 19. Thus, claim 29 is also rejected under the same rationale as cited in the rejection of rejected claim 19.

Re claim 30, it is a system claim of claim 20. Thus, claim 30 is also rejected under the same rationale as cited in the rejection of rejected claim 20.

#### Conclusion

- 5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
  - a. U.S. Patent No. 6,035,319 to Jong et al. disclose a parallel-serial multiplier and accumulator.
  - b. U.S. Patent No. 5,450,339 to Chester et al. disclose a noncanonic fully systolic LMS adaptive architecture.
  - c. U.S. Patent No. 5,948,053 to Kamiya discloses a digital signal processor architecture using signal paths to carry out arithmetic operations.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chat C. Do whose telephone number is (571) 272-3721. The examiner can normally be reached on M => F from 7:00 AM to 5:30 PM.

Art Unit: 2124

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chaki Kakali can be reached on (571) 272-3719. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Chat C. Do Examiner Art Unit 2124

January 17, 2005

ANIL KHATRI PRIMARY EXAMINER Page 9